Appl. No. 10/790,590

## CLAIMS

184-P182US

The following claims supersede previous claims.

- 1 (currently amended) A method of designing an integrated circuit (IC) device having
- 2 desired electrical characteristics, said method comprising:
- 3 providing an initial IC device design:

desired electrical characteristics includes:

- 4 generating a layout representation corresponding to the initial IC device design;
- 5 simulating how structures within the layout representation will pattern on a wafer;
- 6 based on the simulating step, determining whether actual electrical characteristics
- 7 associated with the initial IC device design sufficiently match the desired electrical
- 8 characteristics, wherein the desired electrical characteristics include at least one of gain and
- 9 switching speed; and
- 10 if the actual electrical characteristics associated with the initial IC device design do not 11 sufficiently match the desired electrical characteristics, modifying the initial IC device design.
- 1 2. (original) The method of claim 1, wherein the step of determining whether the actual 2 electrical characteristics associated with the initial IC device design sufficiently match the 3
- determining actual dimensions of structures within the layout representation based on the 4 5 simulating step; and
- 6 determining the actual electrical characteristics associated with the actual dimensions of 7 the structures within the layout representation.
- 3. 1 (original) The method of claim 2, wherein the actual electrical characteristics associated
- 2 with the actual dimensions of the structures within the layout representation are determined using
- 3 a look-up table.

- 1 4. (original) The method of claim 2, wherein the actual electrical characteristics associated
- 2 with the actual dimensions of the structures within the layout representation are determined using
- 3 an electrical modeling program in which the actual dimensions of the structures are input.
  - 5. (cancelled)
- 1 6. (original) The method of claim 1, wherein the step of generating a layout representation
- 2 corresponding to the initial IC device design includes minimizing the scale of the layout
- 3 representation.
- 1 7. (original) The method of claim 1, wherein the initial IC device design includes a desired
- 2 relationship between at least two structures within the IC device design.
- 1 8. (original) The method of claim 7, further comprising:
- 2 determining an amount of process-related variation associated with at least two structures
- 3 within the layout representation of the IC device design.
- 1 9. (original) The method of claim 8, wherein determining an amount of process-related
- 2 variation associated with at least two structures within the layout representation includes:
- 3 simulating how structures within the layout representation will pattern on a wafer; and
- 4 measuring a feature of the simulated structures, said feature being indicative of process-
- 5 related variation.
- 1 10. (original) The method of claim 9, wherein the feature indicative of process-related
- 2 variation is at least one of (i) slope of edge intensity and (ii) logarithm of slope of edge intensity.

- 1 11. (original) The method of claim 10, wherein:
- 2 a larger slope of edge intensity or logarithm of slope of edge intensity is indicative of a
- 3 smaller process-related variation; and
- 4 a smaller slope of edge intensity or logarithm of slope of edge intensity is indicative of a
- 5 larger process-related variation.
- 1 12. (original) The method of claim 9, said method further comprising:
- 2 measuring the feature indicative of process-related variation for one or more simulated
- 3 structures over a process window of focus and intensity.
- 1 13. (original) The method of claim 12, wherein the simulated structures are at different
- 2 locations within the layout representation.
- 1 14. (original) The method of claim 9, wherein simulating how structures within the layout
- 2 representation will pattern on a wafer includes simulating how structures within the layout
- 3 representation will pattern as a function of at least one of (i) proximity of a structure to other
- 4 structures, (ii) density of structures within a portion of the IC device design, (iii) orientation of a
- 5 structure, (iv) placement of a structure within a portion of the IC device design, and (v) size of a
- 6 structure with respect to other adjacent structures.
- 1 15. (original) The method of claim 9, further comprising:
- 2 determining whether at least a portion of the IC device design is optimized with respect to
- 3 process-related variations.

- 1 16. (original) The method of claim 15, further comprising:
- 2 if a portion of the IC device design is not optimized with respect to process-related
- 3 variations, modifying at least a portion of the IC device design.
- 1 17. (original) The method of claim 16, wherein modifying at least a portion of the IC device
- 2 design includes modifying at least one of (i) proximity of a structure to other structures, (ii)
- 3 density of structures within a portion of the IC device design, (iii) orientation of a structure, and
- 4 (ii) (iv) placement of a structure within a portion of the IC device design, and (v) size of a
- 5 structure with respect to other adjacent structures.
- 1 18. (original) The method of claim 9, wherein the process-related variations include
- 2 variations caused by at least one of (i) mask generation, (ii) wafer patterning, (iii) pre-patterning
- 3 processing, and (iv) post-patterning processing.
- 1 19. (original) The method of claim 11, further comprising:
- 2 providing feedback to a designer regarding how a given structure will print on a wafer as
- 3 a function of at least one of (i) proximity of a structure to other structures, (ii) density of
- 4 structures within a portion of the IC device design, (iii) orientation of a structure, (iv) placement
- 5 of a structure within a portion of the IC device design, and (v) size of a structure with respect to
- 6 other adjacent structures.
- (original) An integrated circuit (IC) device designed by the method of claim 1.
  - (cancelled).
  - 22. (cancelled).

- 23. (cancelled).
- 24. (cancelled).
- 25. (cancelled).
- 26. (cancelled).
- 27. (cancelled).
- 28. (cancelled).
- 29. (cancelled).
- 30 (cancelled).
- 1 31. (currently amended) A computer-implemented method in which an initial integrated 2 circuit (IC) device design is provided, said method comprising:
- 3 generating a layout representation corresponding to the initial IC device design;
- 4 simulating how structures within the layout representation will pattern on a wafer;
- 5 based on the simulating step, determining an amount of process-related variation in how 6 at least a portion of the layout representation will pattern on a wafer; and
- 7 determining whether the layout representation will pattern as an IC device having desired 8 electrical characteristics, wherein the desired electrical characteristics include at least one of gain 9
  - and switching speed.